Vipul Kumar Mishra. Cost Aware Majority Logic Synthesis for Emerging Technologies. In IEEE International Symposium on Nanoelectronic and Information Systems, iNIS 2017, Bhopal, India, December 18-20, 2017. pages 69-73, IEEE, 2017. [doi]
Abstract is missing.