Katsuyoshi Miura, Koji Nakamae, Hiromu Fujioka. Hierarchical fault tracing for VLSI sequential circuits from CAD layout data in the CAD-linked EB test system. In Proceedings of the ASP-DAC '97 Asia and South Pacific Design Automation Conference, Nippon Convention Center, Chiba, Japan, January 28-31, 1997. pages 329-332, IEEE, 1997. [doi]
Abstract is missing.