A methodology for automated insertion of concurrent error detection hardware in synthesizable Verilog RTL

Kartik Mohanram, C. V. Krishna, Nur A. Touba. A methodology for automated insertion of concurrent error detection hardware in synthesizable Verilog RTL. In ISCAS (1). pages 577-580, 2002. [doi]

Abstract

Abstract is missing.