Cho W. Moon, Harish Kriplani, Krishna P. Belkhale. Timing model extraction of hierarchical blocks by graph reduction. In Proceedings of the 39th Design Automation Conference, DAC 2002, New Orleans, LA, USA, June 10-14, 2002. pages 152-157, ACM, 2002. [doi]
Abstract is missing.