Jinyeong Moon, Hye-young Lee. A dual-loop delay locked loop with multi digital delay lines for GHz DRAMs. In International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil. pages 313-316, IEEE, 2011. [doi]
Abstract is missing.