A layout-based schematic method for very high-speed CMOS cell design

F. Mu, C. Svensson. A layout-based schematic method for very high-speed CMOS cell design. IEEE Trans. VLSI Syst., 7(1):144-148, 1999. [doi]

Abstract

Abstract is missing.