The following publications are possibly variants of this publication:
- 10.4 A 4×4 Dual-Band Dual-Concurrent WiFi 802.11ax Transceiver with Integrated LNA, PA and T/R Switch Achieving +20dBm 1024-QAM MCS11 Pout and -43dB EVM Floor in 55nm CMOSEric Lu, Wen-Kai Li, Zhiming Deng, Edris Rostami, Pi-An Wu, Keng-Meng Chang, Yu-Chen Chuang, Chang-Ming Lai, Yang Chuan Chen, Tzu-Hsuin Peng, Tzung-Chuen Tsai, Hui-Hsien Liu, Chien-Chih Chiu, Bryan Huang, Yao-Chi Wang, Jing-Hong Conan Zhan, Osama Shana'a. isscc 2020: 178-180 [doi]
- A 65-nm CMOS Wideband TDD Front-End With Integrated T/R Switching via PA Re-UseXiao Xiao, Amanda Pratt, Bonjern Yang, Angie Wang, Ali M. Niknejad, Elad Alon, Borivoje Nikolic. jssc, 52(7):1768-1782, 2017. [doi]
- A dual-band 802.11abgn/ac transceiver with integrated PA and T/R switch in a digital noise controlled SoCYuan-Hung Chung, Che-Hung Liao, Chun-Wei Lin, Yi-Shing Shih, Chin-Fu Li, Meng-Hsiung Hung, Ming-Chung Liu, Pi-An Wu, Jui-Lin Hsu, Ming-Yeh Hsu, Sheng-Hao Chen, Po-Yu Chang, Chih-Hao Chen, Yu-hsien Chang, Jun-Yu Chen, Tao-Yao Chang, George Chien. cicc 2015: 1-8 [doi]
- A 5-GHz CMOS wireless LAN receiver front endHirad Samavati, Hamid R. Rategh, Thomas H. Lee. jssc, 35(5):765-772, 2000. [doi]
- A 2.4GHz WLAN transceiver with fully-integrated highly-linear 1.8V 28.4dBm PA, 34dBm T/R switch, 240MS/s DAC, 320MS/s ADC, and DPLL in 32nm SoC CMOSYulin Tan, Jon Duster, Chang-Tsung Fu, Erkan Alpman, Ajay Balankutty, Chun C. Lee, Ashoke Ravi, Stefano Pellerano, Kailash Chandrashekar, Hyung Seok Kim, Brent R. Carlton, Ssatoshi Suzuki, M. Shafi, Yorgos Palaskas, Hasnain Lakdawala. vlsic 2012: 76-77 [doi]