Automatic Test Plan Generation for Analog Integrated Circuits - A Practical Approach

Ravindranath Naiknaware, G. N. Nandakumar, Rajeev Arora, John Larkin. Automatic Test Plan Generation for Analog Integrated Circuits - A Practical Approach. In VLSI Design. pages 140-143, 1993.

Abstract

Abstract is missing.