Waiting false path analysis of sequential logic circuits for performance optimization

Kazuhiro Nakamura, Kazuyoshi Takagi, Shinji Kimura, Katsumasa Watanabe. Waiting false path analysis of sequential logic circuits for performance optimization. In ICCAD. pages 392-395, 1998. [doi]

Abstract

Abstract is missing.