Continuous-Time ΔΣ Modulators With Improved Linearity and Reduced Clock Jitter Sensitivity Using the Switched-Capacitor Return-to-Zero DAC - researchr publication

researchr

You are not signed in
Sign in
Sign up

Timir Nandi, Karthikeya Boominathan, Shanthi Pavan. Continuous-Time ΔΣ Modulators With Improved Linearity and Reduced Clock Jitter Sensitivity Using the Switched-Capacitor Return-to-Zero DAC. J. Solid-State Circuits, 48(8):1795-1805, 2013. [doi]

Abstract is missing.

runs on WebDSL