Formal verification of analog circuits in the presence of noise and process variation

Rajeev Narayanan, Behzad Akbarpour, Mohamed H. Zaki, Sofiène Tahar, Lawrence C. Paulson. Formal verification of analog circuits in the presence of noise and process variation. In Design, Automation and Test in Europe, DATE 2010, Dresden, Germany, March 8-12, 2010. pages 1309-1312, IEEE, 2010. [doi]

Abstract

Abstract is missing.