Increasing minimum operating voltage (V::DDmin::) with number of CMOS logic gates and experimental verification with up to 1Mega-stage ring oscillators - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Taro Niiyama, Piao Zhe, Koichi Ishida, Masami Murakata, Makoto Takamiya, Takayasu Sakurai. Increasing minimum operating voltage (V::DDmin::) with number of CMOS logic gates and experimental verification with up to 1Mega-stage ring oscillators. In Vijaykrishnan Narayanan, C. P. Ravikumar, Jörg Henkel, Ali Keshavarzi, Vojin G. Oklobdzija, Barry M. Pangrle, editors, Proceedings of the 2008 International Symposium on Low Power Electronics and Design, 2008, Bangalore, India, August 11-13, 2008. pages 117-122, ACM, 2008. [doi]

The following publications are possibly variants of this publication:

Reduction of minimum operating voltage (V::DDmin::) of CMOS logic circuits with post-fabrication automatically selective charge injectionKentaro Honda, Katsuyuki Ikeuchi, Masahiro Nomura, Makoto Takamiya, Takayasu Sakurai. islped 2010: 175-180 [doi]

Investigation of determinant factors of minimum operating voltage of logic gates in 65-nm CMOSTadashi Yasufuku, Satoshi Iida, Hiroshi Fuketa, Koji Hirairi, Masahiro Nomura, Makoto Takamiya, Takayasu Sakurai. islped 2010: 21-26 [doi]

DDmin) of CMOS logic gatesHiroshi Fuketa, Satoshi Iida, Tadashi Yasufuku, Makoto Takamiya, Masahiro Nomura, Hirofumi Shinohara, Takayasu Sakurai. dac 2011: 984-989 [doi]

Dependence of Minimum Operating Voltage (VDDmin) on Block Size of 90-nm CMOS Ring Oscillators and its Implications in Low Power DFMTaro Niiyama, Piao Zhe, Koichi Ishida, Masami Murakata, Makoto Takamiya, Takayasu Sakurai. isqed 2008: 133-136 [doi]

runs on WebDSL