A design methodology for SAR ADC optimal redundancy bit

Toru Okazaki, Daisuke Kanemoto, Ramesh K. Pokharel, Keiji Yoshida, Haruichi Kanaya. A design methodology for SAR ADC optimal redundancy bit. IEICE Electronic Express, 11(10):20140218, 2014. [doi]

Abstract

Abstract is missing.