Local memory and logic arrangement for ultra-low power array processors

Ari Paasio. Local memory and logic arrangement for ultra-low power array processors. In IEEE International Symposium on Circuits and Systems, ISCAS 2017, Baltimore, MD, USA, May 28-31, 2017. pages 1-4, IEEE, 2017. [doi]

Abstract

Abstract is missing.