A pixel pipeline architecture with selective z-test scheme for 3D graphics processors

Jin-Hong Park, Il-San Kim, Woo-Chan Park, Yong-Jin Park, Tack-Don Han. A pixel pipeline architecture with selective z-test scheme for 3D graphics processors. Microprocessors and Microsystems, 37(3):373-380, 2013. [doi]

Abstract

Abstract is missing.