Design and FPGA Implementation of an Embedded Real-Time Biologically Plausible Spiking Neural Network Processor

Martin J. Pearson, Chris Melhuish, Anthony G. Pipe, Mokhtar Nibouche, Ian Gilhespy, Kevin N. Gurney, Benjamin Mitchinson. Design and FPGA Implementation of an Embedded Real-Time Biologically Plausible Spiking Neural Network Processor. In Tero Rissa, Steven J. E. Wilton, Philip Heng Wai Leong, editors, Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), Tampere, Finland, August 24-26, 2005. pages 582-585, IEEE, 2005.

Abstract

Abstract is missing.