Bernhard Peischl, Naveed Riaz, Franz Wotawa. Advances in Automated Source-Level Debugging of Verilog Designs. In Ngoc Thanh Nguyen, Radoslaw Katarzyniak, editors, New Challenges in Applied Intelligence Technologies. Volume 134 of Studies in Computational Intelligence, pages 363-372, Springer, 2008. [doi]
Abstract is missing.