Design of multi-residue generators using shared logic

Stanislaw J. Piestrak. Design of multi-residue generators using shared logic. In International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil. pages 1435-1438, IEEE, 2011. [doi]

Abstract

Abstract is missing.