A layout synthesis methodology for array-type analog blocks

Geert Van der Plas, Jan Vandenbussche, Georges G. E. Gielen, Willy M. C. Sansen. A layout synthesis methodology for array-type analog blocks. IEEE Trans. on CAD of Integrated Circuits and Systems, 21(6):645-661, 2002. [doi]

Abstract

Abstract is missing.