A Soft Error Tolerant Network-on-Chip Router Pipeline for Multi-Core Systems

Pavan Poluri, Ahmed Louri. A Soft Error Tolerant Network-on-Chip Router Pipeline for Multi-Core Systems. Computer Architecture Letters, 14(2):107-110, 2015. [doi]

Abstract

Abstract is missing.