On the feasibility of fault simulation using partial circuit descriptions

Irith Pomeranz, Sudhakar M. Reddy. On the feasibility of fault simulation using partial circuit descriptions. In 9th Asian Test Symposium (ATS 2000), 4-6 December 2000, Taipei, Taiwan. pages 108-113, IEEE Computer Society, 2000. [doi]

Abstract

Abstract is missing.