BCH code based multiple bit error correction in finite field multiplier circuits

Mahesh Poolakkaparambil, Jimson Mathew, Abusaleh M. Jabir, Dhiraj K. Pradhan, Saraju P. Mohanty. BCH code based multiple bit error correction in finite field multiplier circuits. In Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011, Santa Clara, California, USA, 14-16 March 2011. pages 615-620, IEEE, 2011. [doi]

Abstract

Abstract is missing.