Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors

Kiran Puttaswamy, Gabriel H. Loh. Scalability of 3D-Integrated Arithmetic Units in High-Performance Microprocessors. In Proceedings of the 44th Design Automation Conference, DAC 2007, San Diego, CA, USA, June 4-8, 2007. pages 622-625, IEEE, 2007. [doi]

Abstract

Abstract is missing.