Katarzyna Radecka, Zeljko Zilic. Using Arithmetic Transform for Verification of Datapath Circuits via Error Modeling. In 18th IEEE VLSI Test Symposium (VTS 2000), 30 April - 4 May 2000, Montreal, Canada. pages 271-280, IEEE Computer Society, 2000. [doi]
Abstract is missing.