Checking and deriving module paths in Verilog cell library descriptions - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Matthias Raffelsieper, Mohammad Reza Mousavi, Chris W. H. Strolenberg. Checking and deriving module paths in Verilog cell library descriptions. In Design, Automation and Test in Europe, DATE 2010, Dresden, Germany, March 8-12, 2010. pages 1506-1511, IEEE, 2010. [doi]

This author has not been identified. Look up 'Matthias Raffelsieper' in GoogleThis author has not been identified. Look up 'Mohammad Reza Mousavi' in GoogleThis author has not been identified. Look up 'Chris W. H. Strolenberg' in Google

runs on WebDSL