A low-power and high-speed parallel binary comparator based on inter-stage modified binary tree structure and power-delay improved cell elements

M. Rahimi, M. B. Ghaznavi-Ghoushchi. A low-power and high-speed parallel binary comparator based on inter-stage modified binary tree structure and power-delay improved cell elements. Microelectronics Journal, 88:37-46, 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.