Soft Error Rate Reduction of Combinational Circuits Using Gate Sizing in the Presence of Process Variations

Mohsen Raji, Behnam Ghavami. Soft Error Rate Reduction of Combinational Circuits Using Gate Sizing in the Presence of Process Variations. IEEE Trans. VLSI Syst., 25(1):247-260, 2017. [doi]

Abstract

Abstract is missing.