Maximum Performance Code Restructuring for Hierarchical Memory RISC Computers

Hrabri Rajic, Sanjiv Shah. Maximum Performance Code Restructuring for Hierarchical Memory RISC Computers. In Jack Dongarra, Ken Kennedy, Paul Messina, Danny C. Sorensen, Robert G. Voigt, editors, Proceedings of the Fifth SIAM Conference on Parallel Processing for Scientific Computing, Houston, Texas, USA, March 25-27, 1991. pages 549-554, SIAM, 1991.

Authors

Hrabri Rajic

This author has not been identified. Look up 'Hrabri Rajic' in Google

Sanjiv Shah

This author has not been identified. Look up 'Sanjiv Shah' in Google