Jiann-Chyi Rau, Po-Han Wu, Chia-Jung Liu. A Novel Hardware Architecture for Low Power and Rapid Testing of VLSI Circuits. In IEEE Asia Pacific Conference on Circuits and Systems 2006, APCCAS 2006, Singapore, 4-7 December 2006. pages 1883-1886, IEEE, 2006. [doi]
Abstract is missing.