A 6.9 ns, 560 macrocell, in system programmable, CMOS PLD with 3.3-5 volt I/O capability

Dirk Reese, Eric Chun, Sammy Cheung, Edmond Lau, Michael Chu, Gwen Liang, Nghia Van Tran, Brad Vest, Richard Smolen, Minchang Liang, Seshan Sekariapuram, Behzad Nouban, Myron Wong, John Costello, John Turner. A 6.9 ns, 560 macrocell, in system programmable, CMOS PLD with 3.3-5 volt I/O capability. In Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, CICC 1998, Santa Clara, CA, USA, May 11-14, 1998. pages 265-268, IEEE, 1998. [doi]

Authors

Dirk Reese

This author has not been identified. Look up 'Dirk Reese' in Google

Eric Chun

This author has not been identified. Look up 'Eric Chun' in Google

Sammy Cheung

This author has not been identified. Look up 'Sammy Cheung' in Google

Edmond Lau

This author has not been identified. Look up 'Edmond Lau' in Google

Michael Chu

This author has not been identified. Look up 'Michael Chu' in Google

Gwen Liang

This author has not been identified. Look up 'Gwen Liang' in Google

Nghia Van Tran

This author has not been identified. Look up 'Nghia Van Tran' in Google

Brad Vest

This author has not been identified. Look up 'Brad Vest' in Google

Richard Smolen

This author has not been identified. Look up 'Richard Smolen' in Google

Minchang Liang

This author has not been identified. Look up 'Minchang Liang' in Google

Seshan Sekariapuram

This author has not been identified. Look up 'Seshan Sekariapuram' in Google

Behzad Nouban

This author has not been identified. Look up 'Behzad Nouban' in Google

Myron Wong

This author has not been identified. Look up 'Myron Wong' in Google

John Costello

This author has not been identified. Look up 'John Costello' in Google

John Turner

This author has not been identified. Look up 'John Turner' in Google