Marc Renaudin, Alain Fonkoua. Tiempo Asynchronous Circuits System Verilog Modeling Language. In Jens Sparsø, Montek Singh, Pascal Vivet, editors, 18th IEEE International Symposium on Asynchronous Circuits and Systems, ASYNC 2012, Kgs. Lyngby, Denmark, May 7-9, 2012. pages 105-112, IEEE Computer Society, 2012. [doi]
No reviews for this publication, yet.