Serial transistor network modeling for bridging fault simulation

Michel Renovell, P. Huc, Yves Bertrand. Serial transistor network modeling for bridging fault simulation. In 4th Asian Test Symposium (ATS 95), November 23-24, 1995. Bangalore, India. pages 100-106, IEEE Computer Society, 1995. [doi]

Abstract

Abstract is missing.