Power-Delay Modeling of Dynamic CMOS Gates for Circuit Optimization

José Luis Rosselló, Jaume Segura. Power-Delay Modeling of Dynamic CMOS Gates for Circuit Optimization. In ICCAD. pages 494, 2001. [doi]

Abstract

Abstract is missing.