A Formalization of a Subset of VHDL in the Boyer-Moore Logic

David M. Russinoff. A Formalization of a Subset of VHDL in the Boyer-Moore Logic. Formal Methods in System Design, 7(1/2):7-25, 1995.

Abstract

Abstract is missing.