Novel ASIC Design Flow Using Dynamic Libraries for Reducing Design Time

Srinivas Sabbavarapu, Basireddy Karunakar Reddy, Amit Acharyya. Novel ASIC Design Flow Using Dynamic Libraries for Reducing Design Time. J. Low Power Electronics, 14(2):337-350, 2018. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.