FPGA Based Accelerator for 3-SAT Conflict Analysis in SAT Solvers

Mona Safar, M. Watheq El-Kharashi, Ashraf Salem. FPGA Based Accelerator for 3-SAT Conflict Analysis in SAT Solvers. In Dominique Borrione, Wolfgang J. Paul, editors, Correct Hardware Design and Verification Methods, 13th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2005, Saarbrücken, Germany, October 3-6, 2005, Proceedings. Volume 3725 of Lecture Notes in Computer Science, pages 384-387, Springer, 2005. [doi]

Abstract

Abstract is missing.