47% Power Reduction and 91% Area Reduction in Inductive-Coupling Programmable Bus for NAND Flash Memory Stacking

Mitsuko Saito, Yoichi Yoshida, Noriyuki Miura, Hiroki Ishikuro, Tadahiro Kuroda. 47% Power Reduction and 91% Area Reduction in Inductive-Coupling Programmable Bus for NAND Flash Memory Stacking. IEEE Trans. on Circuits and Systems, 57-I(9):2269-2278, 2010. [doi]

Authors

Mitsuko Saito

This author has not been identified. Look up 'Mitsuko Saito' in Google

Yoichi Yoshida

This author has not been identified. Look up 'Yoichi Yoshida' in Google

Noriyuki Miura

This author has not been identified. Look up 'Noriyuki Miura' in Google

Hiroki Ishikuro

This author has not been identified. Look up 'Hiroki Ishikuro' in Google

Tadahiro Kuroda

This author has not been identified. Look up 'Tadahiro Kuroda' in Google