Using Hardware-Transactional-Memory Support to Implement Thread-Level Speculation

Juan Salamanca 0001, José Nelson Amaral, Guido Araujo. Using Hardware-Transactional-Memory Support to Implement Thread-Level Speculation. IEEE Trans. Parallel Distrib. Syst., 29(2):466-480, 2018. [doi]

Abstract

Abstract is missing.