Scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection

Sébastien Sarrazin, Samuel Evain, Lirida Alves de Barros Naviner, Yannick Bonhomme, Valentin Gherman. Scan design with shadow flip-flops for low performance overhead and concurrent delay fault detection. In Enrico Macii, editor, Design, Automation and Test in Europe, DATE 13, Grenoble, France, March 18-22, 2013. pages 1077-1082, EDA Consortium San Jose, CA, USA / ACM DL, 2013. [doi]

Authors

Sébastien Sarrazin

This author has not been identified. Look up 'Sébastien Sarrazin' in Google

Samuel Evain

This author has not been identified. Look up 'Samuel Evain' in Google

Lirida Alves de Barros Naviner

This author has not been identified. Look up 'Lirida Alves de Barros Naviner' in Google

Yannick Bonhomme

This author has not been identified. Look up 'Yannick Bonhomme' in Google

Valentin Gherman

This author has not been identified. Look up 'Valentin Gherman' in Google