Hiroshi Sasaki, Masaaki Kondo, Hiroshi Nakamura. Dynamic Instruction Cascading on GALS Microprocessors. In Vassilis Paliouras, Johan Vounckx, Diederik Verkest, editors, Integrated Circuit and System Design, Power and Timing Modeling, Optimization and Simulation, 15th International Workshop, PATMOS 2005, Leuven, Belgium, September 21-23, 2005, Proceedings. Volume 3728 of Lecture Notes in Computer Science, pages 30-39, Springer, 2005. [doi]
Abstract is missing.