The following publications are possibly variants of this publication:
- Resonant clock design for a power-efficient high-volume x86-64 microprocessorVisvesh S. Sathe, Srikanth Arekapudi, Charles Ouyang, Marios C. Papaefthymiou, Alexander T. Ishii, Samuel Naffziger. isscc 2012: 68-70 [doi]
- 5.6 Adaptive clocking system for improved power efficiency in a 28nm x86-64 microprocessorAaron Grenat, Sanjay Pant, Ravinder Rachala, Samuel Naffziger. isscc 2014: 106-107 [doi]
- Design and implementation of soft-edge flip-flops for x86-64 AMD microprocessor modulesSteve J. Dillen, Don A. Priore, Aaron Horiuchi, Samuel Naffziger. cicc 2012: 1-4 [doi]