Sequential Equivalence Checking for Clock-Gated Circuits

Hamid Savoj, Alan Mishchenko, Robert K. Brayton. Sequential Equivalence Checking for Clock-Gated Circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 33(2):305-317, 2014. [doi]

Abstract

Abstract is missing.