A Time-Predictable Memory Network-on-Chip

Martin Schoeberl, David Vh Chong, Wolfgang Puffitsch, Jens Sparsø. A Time-Predictable Memory Network-on-Chip. In Heiko Falk, editor, 14th International Workshop on Worst-Case Execution Time Analysis, WCET 2014, July 8, 2014, Ulm, Germany. Volume 39 of OASICS, pages 53-62, Schloss Dagstuhl - Leibniz-Zentrum fuer Informatik, 2014. [doi]

Authors

Martin Schoeberl

This author has not been identified. Look up 'Martin Schoeberl' in Google

David Vh Chong

This author has not been identified. Look up 'David Vh Chong' in Google

Wolfgang Puffitsch

This author has not been identified. Look up 'Wolfgang Puffitsch' in Google

Jens Sparsø

This author has not been identified. Look up 'Jens Sparsø' in Google