Circuit design of a dual-versioning L1 data cache

Azam Seyedi, Adrià Armejach, Adrián Cristal, Osman S. Unsal, Ibrahim Hur, Mateo Valero. Circuit design of a dual-versioning L1 data cache. Integration, 45(3):237-245, 2012. [doi]

Abstract

Abstract is missing.