Power-Aware Compiler Controllable Chip Multiprocessor

Hiroaki Shikano, Jun Shirako, Yasutaka Wada, Keiji Kimura, Hironori Kasahara. Power-Aware Compiler Controllable Chip Multiprocessor. In 16th International Conference on Parallel Architecture and Compilation Techniques (PACT 2007), Brasov, Romania, September 15-19, 2007. pages 427, IEEE Computer Society, 2007. [doi]

Abstract

Abstract is missing.