A 32-Mb chain FeRAM with segment/stitch array architecture

Shinichiro Shiratake, Tadashi Miyakawa, Yoshiaki Takeuchi, Ryu Ogiwara, Masahiro Kamoshida, Katsuhiko Hoya, Kohei Oikawa, Tohru Ozaki, Iwao Kunishima, Koji Yamakawa, Shigeki Sugimoto, Daisaburo Takashima, Hans-Oliver Joachim, Norbert Rehm, Joerg Wohlfahrt, Nicolas Nagel, Gerhard Beitel, Michael Jacob, Thomas Roehr. A 32-Mb chain FeRAM with segment/stitch array architecture. J. Solid-State Circuits, 38(11):1911-1919, 2003. [doi]

Abstract

Abstract is missing.