High-Speed Arithmetic Coder/Decoder Architectures

Gireesh Shrimali, Keshab K. Parhi. High-Speed Arithmetic Coder/Decoder Architectures. In PPSC. pages 1025-1032, 1993.

Abstract

Abstract is missing.