Automated Extraction of Physical Hierarchies for Performance Improvement on Programmable Logic Devices

Deshanand P. Singh, Terry P. Borer, Stephen Dean Brown. Automated Extraction of Physical Hierarchies for Performance Improvement on Programmable Logic Devices. In Hamid R. Arabnia, Laurence Tianruo Yang, editors, Proceedings of the International Conference on VLSI, VLSI 03, June 23 - 26, 2003, Las Vegas, Nevada, USA. pages 28-33, CSREA Press, 2003.

Authors

Deshanand P. Singh

This author has not been identified. Look up 'Deshanand P. Singh' in Google

Terry P. Borer

This author has not been identified. Look up 'Terry P. Borer' in Google

Stephen Dean Brown

This author has not been identified. Look up 'Stephen Dean Brown' in Google