Fast Parallel Algorithms for Binary Multiplication and Their Implementation on Systolic Architectures

Bhabani P. Sinha, Pradip K. Srimani. Fast Parallel Algorithms for Binary Multiplication and Their Implementation on Systolic Architectures. IEEE Transactions on Computers, 38(3):424-431, 1989.

Possibly Related Publications

The following publications are possibly variants of this publication: