Jithendra Srinivas, Madhusudan Rao, Sukumar Jairam, H. Udayakumar, Jagdish C. Rao. Clock gating effectiveness metrics: Applications to power optimization. In 10th International Symposium on Quality of Electronic Design (ISQED 2009), 16-18 March 2009, San Jose, CA, USA. pages 482-487, IEEE, 2009. [doi]
Abstract is missing.